# 香港中文大學 <br> The Chinese University of Hong Kong <br> CENG3430 Rapid Prototyping of Digital Systems Lecture 05： Finite State Machine 

## Ming－Chang YANG



## Recall：Combinational vs．Sequential

－Combinational Circuit：no memory
（1）Outputs are a function of the present inputs only．
（2）Rule：Use either concurrent or sequential statements．
－Sequential Circuit：has memory
（1）Outputs are a function of the present inputs and the previous outputs（i．e．，the internal state）．
（2）Rule：Must use sequential（i．e．，process）statements．

## Sequential Circuit

$\underset{\substack{\text { Inputs } \\ \text { External }} \text { Combinational }}{ }$
Internal Inputs （Present State）

 External Outputs

Internal Outputs （Next State）

# Recall: Typical Processor Organization 

## Processor

## Control Unit

(Decoder, State Machine)


> Registers
> (Flip-flops)

Address Bus
(Latches)

Data Bus
(Bi-directional Bus)


## Memory

How to maintain the internal state explicitly?

## Outline

- Finite State Machine (FSM)
- Clock Edge Detection
- "if" statement vs. "wait until" statement
- rising_edge (CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator


## Finite State Machine (FSM)

- Finite State Machine (FSM): A system jumps from one state to another:
- Within a pool of finite states, and
- Upon clock edges and/or input transitions.
- Example of FSM: traffic light, digital watch, CPU, etc.

- Two crucial factors: time (clock edge) and state (feedback)


## Outline

- Finite State Machine (FSM)
- Clock Edge Detection
- "if" statement vs. "wait until" statement
- rising_edge (CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator


## Clock Edge Detection

- Both "wait until" and "if" statements can be used to detect the clock edge (e.g., CLK):
- "wait until" statement:
- wait until CLK = '1'; -- rising edge
- wait until CLK = '0'; -- falling edge
- "if" statement:
- if CLK'event and CLK = '1' -- rising edge
- if CLK'event and CLK = '0' -- falling edge OR
- if( rising_edge (CLK) ) -- rising edge
-if( falling_edge(CLK) ) -- falling edge



## rising_edge (CLK) vS. CLK'event

- rising_edge () function in std_logic_1164 library

```
FUNCTION rising_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN IS
(SIGNAL s : std_ulogic) RETURN BOOLEAN IS
``` BEGIN

RETURN (s'EVENT AND (To_X01 (s) = '1') AND
(To-X01 (s'LAST VALUE) \(\left.='^{\prime} \mathbf{0}^{\prime}\right)\) );

\section*{END;}
(TO-X01 (S'LAST_VALUE) \(\left.=\prime^{\prime} 0^{\prime}\right)\) );
- It results true when there is an edge transition in the signal \(\mathbf{s}\), the present value is ' 1 ' and the last value is ' 0 '.
- If the last value is something like ' \(z\) ' or ' u ', it returns a FALSE.
- The statement (clk'event and clk='1')
- It results TRUE when the there is an edge transition in the clk and the present value is ' 1 '.
- It does not see whether the last value is '0' or not.

Use rising_edge() / falling_edge () with "if" statements!

\section*{When to use "wait until" or "if"? (1/2)}
- Synchronous Process: Computes values only on clock edges (i.e., only sensitive/sync. to clock signal).
- Rule: Use "wait-until" or "if" for synchronous process:
process \(\leftarrow \mathrm{NO}\) sensitivity list implies that there is one clock signal. begin
wait until clk='1'; The first statement must be wait until.
Usage of
"wait until"

Note: IEEE VHDL requires that a process with a wait statement must not have a sensitivity list, and the first statement must be wait until.
process \((c l k) \leftarrow\) The clock signal must be in the sensitivity list. begin

\section*{Usage}
of
"if"

\section*{When to use "wait until" or "if"? (2/2)}
- Asynchronous Process: Computes values on clock edges or when asynchronous conditions are TRUE.
- That is, it must be sensitive to the clock signal (if any), and to all inputs that may affect the asynchronous behavior.
- Rule: Only use "if" for asynchronous process:
```

process (clk, input_a, input_b, ...) < The sensitivity list
begin should include the
if( rising_edge(clk) )
clock signal, and all inputs that may affect asynchronous behavior.

```
Usage
end process

Simply use "if" statements for both sync. and async. processes!

\section*{Outline}
- Finite State Machine (FSM)
- Clock Edge Detection
- "if" statement vs. "wait until"statement
- rising_edge (CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator

\section*{Feed-forward and Feedback Paths}
- So far, we mostly focus on logic with feed-forward (or open-loop) paths.

- Now, we are going to learn feedback (or closed-loop) paths-the key step of making a finite state machine.

\section*{Direct Feedback Path}
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity feedback_1 is
port (a,clk,reset: in std_logic;
c: buffer std_logic);
end feedback_1;

reset
architecture feedback_1_arch of feedback_1 is begin
process (clk, reset) -- async.
begin
if reset \(=\) '1' then \(c<=\) '0';
elsif rising_edge(clk) then
\(c<=\operatorname{not}(a\) and \(c)\); (1) Signal \(c\) forms a closed loop.
end if;
end process;
- not ( \(a\) and \(c\) ) takes effect at the next rising clock edge.
end feedback_1_arch ;
CENG3430 Lec05: Finite State Machines
(2) " \(<=\) " is like a flip-flop.

\section*{Internal Feedback: inout or buffer}
- Recall (Lec01): There are 4 modes of I/O pins:
1) in: Data flows in only
2) out: Data flows out only (cannot be read back by the entity)
3) inout: Data flows bi-directionally (i.e., in or out)
4) buffer: Similar to out but it can be read back by the entity

- Both buffer and inout can be read back internally.
- inout can also read external input signals.

\section*{Outline}
- Finite State Machine (FSM) - Clock Edge Detection
- "if" statement vs. "wait until" statement - rising_edge (CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator

\section*{Types of Finite State Machines}
- Moore Machine:
- Outputs are a function of the present state only.
- Mealy Machine:
- Outputs are a function of the present state and the present inputs.


Suggestion: Maintain the internal state explicitly!

\section*{Moore Machine}
- Moore Machine: outputs rely on present state only. architecture moore arch of fsm is signal s: bit; -- internal state begin
```

process (s)
begin
OUTX <= not s; -- output
end process;
process (CLOCK, RESET)
begin
if RESET = '1' then s <= '0';
elsif rising edge(CLOCK) then
s <= not (INX and s); -- feedback
end if;
end process;

```

\section*{Mealy Machine}
- Mealy Machine: outputs depend on state and inputs. architecture mealy_arch of fsm is signal s: bit; -- īnternal state begin
```

    process (INX, s) Combinational Logic
    begin
    OUTX <= (INX or s); -- output
    end process;
    process (CLOCK, RESET) Sequential Logic
    begin
    if RESET = '1' then s <= '0';
    elsif rising_edge(CLOCK) then
        s <= not (INX and s); -- feedback
    end if;
    end process;
    end mealy_arch;

```

\section*{Rule of Thumb: VHDL Coding Tips}
(1) Maintain the internal state(s) explicitly
(2) Separate combinational and sequential logics
- Write at least two processes: one for combinational logic, and the other for sequential logic
- Maintain the internal state(s) using a sequential process
- Drive the output(s) using a combination process
(3) Keep every process as simple as possible
- Partition a large process into multiple small ones
(4) Put every signal (that your process must be sensitive to its changes) in the sensitivity list.
(5) Avoid assigning a signal from multi-processes
- It may cause the "multi-driven" issue.

\section*{Outline}
- Finite State Machine (FSM) - Clock Edge Detection
- "if" statement vs. "wait until" statement
- rising_edge(CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator

\section*{Example 1) Up/Down Counter}
- Up/Down Counters: Generate a sequence of counting patterns according to the clock and inputs.
```

entity counter is

```
port (CLK: in std_logic;
RESET: in std_logic;
COUNT: out st̄
end counter;
architecture counter_arch of counter is
signal s: std_logic_Vector (3 downto 0); -- internal state begin

    if(RESET \(=\) ' 1 ') then \(s<=" 0000\) ";
    else
    if ( rising_edge (CLK) ) then
        \(s<=s+1 ;--\) feedback
        end if;
    end if;
end process;
end counter_arch;
CENG3430 Lec05: Finite State Machines

\section*{Example 2) Pattern Generator (1/3)}
- Pattern Generator: Generates any pattern we want.
- Example: the control unit of a CPU, traffic light, etc.
- Given the following machine of 4 states: A, B, C and D.

- The machine has an asynchronous ReSET, a clock signal CLK and a 1-bit synchronous input signal INX.
- The machine also has a 2-bit output signal outx.

\section*{Example 2) Pattern Generator (2/3)}

\section*{library IEEE;}
use IEEE.std_logic_1164.all; entity pat_gen is port(
RESET, CLOCK, INX: in STD_LOGIC; OUTX: out STD_LOGIC_VECIOR(1 downto 0)); end pat_gen;
architecture arch of pat_gen is type state type is ( \(\mathrm{A}, \mathrm{B}, \overline{\mathrm{C}}, \mathrm{D}\) ) ; signal s: state_type; -- state begin
process (CLOCK, RESET) Sequential begin

\section*{when \(B=\)}
\[
\begin{aligned}
& \text { if INX }=\text { '1' then } s<=\mathrm{D} \text {; } \\
& \text { else } \mathrm{s}<=\mathrm{C} \text {; end if; }
\end{aligned}
\]
when \(\mathrm{C}=>\)
if INX = '1' then \(s<=C\);
else \(\mathbf{s}<=\boldsymbol{A}_{\text {; }}\) end if;
when D \(\Rightarrow\)
\[
\begin{aligned}
& \text { if INX }=\text { '1' then } s<=C \text {; } \\
& \text { else } s<=A_{i} \text { end if; }
\end{aligned}
\]
end case;
end if;
end process;
if RESET = '1' then Logic
s <=A;
elsif rising_edge (CLOCK) then
-- feedback
case \(s\) is
when A =>
\[
\begin{aligned}
& \text { if INX }=\text { '1' then } s<=\mathrm{A} \text {; } \\
& \text { else } \mathbf{s}<=\mathrm{B} \text {; end if; }
\end{aligned}
\]
process (s)
begin
case s is

\section*{Combinational}

Logic
when \(A=>\) OUTX <= "01";
when \(\mathrm{B}=>\) OUTX <= "11";
when C => OUTX <= "10";
when D => OUIX <= "00";
end case;
end process;
end arch;

\section*{Example 2) Pattern Generator (3/3)}
- Encoding methods for representing patterns/states:
- Binary Encoding: Using N flip-flops to represent \(\underline{2}^{\mathrm{N}}\) states.
- Less flip-flops but more combinational logics
- One-hot Encoding: Using N flip-flops for \(\mathbf{N}\) states.
- More flip-flops but less combination logic
- Xilinx default seeting is one-hot encoding.
- Change at synthesis \(\rightarrow\) options
- http://www.xilinx.com/itp/xilinx4/data/docs/sim/vtex9.html

\section*{Rule of Thumb: VHDL Coding Tips}
(1) Maintain the internal state(s) explicitly
(2) Separate combinational and sequential logics
- Write at least two processes: one for combinational logic, and the other for sequential logic
- Maintain the internal state(s) using a sequential process
- Drive the output(s) using a combination process
(3) Keep every process as simple as possible
- Partition a large process into multiple small ones
(4) Put every signal (that your process must be sensitive to its changes) in the sensitivity list.
(5) Avoid assigning a signal from multi-processes
- It may cause the "multi-driven" issue.

\section*{Summary}
- Finite State Machine (FSM)
- Clock Edge Detection
- "if" statement vs. "wait until" statement
- rising_edge (CLK) vs. CLK'event
- Direct Feedback Path
- Types of FSM
- Moore vs. Mealy
- Examples of FSM
- Up/Down Counter
- Pattern Generator```

